Hacker Newsnew | past | comments | ask | show | jobs | submitlogin

MyHDL plug: http://www.myhdl.org/doku.php Don't use Verilog or VHDL, use Python and compile to both while avoiding Verilog's pitfalls! http://www.sigasi.com/content/pitfalls-for-circuit-girls


Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: